A Multi-Transputer Architecture for a Parallel Logic Machine